# Hex Schmitt-Trigger Inverter with LSTTL Compatible Inputs

## High–Performance Silicon–Gate CMOS


The MC74HCT14A may be used as a level converter for interfacing TTL or NMOS outputs to high–speed CMOS inputs.

The HCT14A is useful to "square up" slow input rise and fall times. Due to the hysteresis voltage of the Schmitt trigger, the HCT14A finds applications in noisy environments.

#### Features

- Output Drive Capability: 10 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance With the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 72 FETs or 18 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

LOGIC DIAGRAM



## PIN 7 = GND



### **ON Semiconductor®**

http://onsemi.com




D SUFFIX CASE 751A

TSSOP-14 DT SUFFIX CASE 948G

### **PIN ASSIGNMENT**

| A1 [  | 1● |    | l v <sub>cc</sub> |
|-------|----|----|-------------------|
| Y1 [  | 2  | 13 | ] A6              |
| A2 [  | 3  | 12 | ] Y6              |
| Y2 [  | 4  | 11 | ] A5              |
| A3 [  | 5  | 10 | ] Y5              |
| Y3 [  | 6  | 9  | ] A4              |
| GND [ | 7  | 8  | ] Y4              |
|       |    |    |                   |

#### MARKING DIAGRAMS



### FUNCTION TABLE

| Input<br>A | Output<br>Y |
|------------|-------------|
| L          | н           |
| н          | L           |

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### MAXIMUM RATINGS

| Symbol               | F                                      | Parameter  | Value                         | Unit |
|----------------------|--|--|-------------------------------|------|
| V <sub>CC</sub>      | DC Supply Voltage                      | (Referenced to GND)  | -0.5 to +7.0                  | V    |
| VI                   | DC Input Voltage                       | (Referenced to GND)  | –0.5 to V <sub>CC</sub> + 0.5 | V    |
| Vo                   | DC Output Voltage                      | (Referenced to GND)  | –0.5 to V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>      | DC Input Diode Current                 |  | ±20                           | mA   |
| I <sub>OK</sub>      | DC Output Diode Current                |  | ±25                           | mA   |
| Ι <sub>Ο</sub>       | DC Output Sink Current                 |  | ±25                           | mA   |
| I <sub>CC</sub>      | DC Supply Current per Supply Pin       |  | ±50                           | mA   |
| I <sub>GND</sub>     | DC Ground Current per Ground Pin       |  | ±50                           | mA   |
| T <sub>STG</sub>     | Storage Temperature Range              |  | -65 to +150                   | °C   |
| ΤL                   | Lead Temperature, 1 mm from Case for   | or 10 Seconds  | 260                           | °C   |
| Τ <sub>J</sub>       | Junction Temperature under Bias        |  | +150                          | °C   |
| $\theta_{JA}$        | Thermal Resistance                     | SOIC<br>TSSOP  | 125<br>170                    | °C/W |
| PD                   | Power Dissipation in Still Air at 85°C | SOIC<br>TSSOP  | 500<br>450                    | mW   |
| MSL                  | Moisture Sensitivity                   |  | Level 1                       |      |
| F <sub>R</sub>       | Flammability Rating                    | Oxygen Index: 30% – 35%  | UL 94 V–0 @ 0.125 in          |      |
| V <sub>ESD</sub>     | ESD Withstand Voltage                  | Human Body Model (Note 1)<br>Machine Model (Note 2)<br>Charged Device Model (Note 3) | > 4000<br>> 300<br>> 1000     | V    |
| I <sub>Latchup</sub> | Latchup Performance                    | Above $V_{CC}$ and Below GND at 85°C (Note 4)  | ±300                          | mA   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Tested to EIA/JESD22–A114–A.

2. Tested to EIA/JESD22-A115-A.

3. Tested to JESD22-C101-A.

4. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

| Symbol                          | Parameter                                    |         | Min | Max             | Unit |
|---------------------------------|--|---------|-----|-----------------|------|
| V <sub>CC</sub>                 | DC Supply Voltage (Referenced                | to GND) | 4.5 | 5.5             | V    |
| V <sub>I</sub> , V <sub>O</sub> | DC Input Voltage, Output Voltage (Referenced | to GND) | 0   | V <sub>CC</sub> | V    |
| T <sub>A</sub>                  | Operating Temperature, All Package Types     |         | -55 | +125            | °C   |
| t <sub>r</sub> , t <sub>f</sub> | Input Rise and Fall Time (Figure 1)          |         | -   | (Note 5)        | ns   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 5. No Limit when  $V_I \approx 50\% V_{CC}$ ,  $I_{CC} > 1 \text{ mA}$ .

6. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

|                     |  |   |                 |            | Ten   | nperatu    | ıre Limi    | t          |            |      |
|---------------------|--|---|-----------------|------------|---|------------|-------------|------------|------------|------|
|                     |  |   | v <sub>cc</sub> | −55°C      | $-55^{\circ}$ C to $25^{\circ}$ C $\leq 85^{\circ}$ |            | 5°C         | ≤12        | 25°C       | 1    |
| Symbol              | Parameter  | Test Conditions   | Volts           | Min        | Max   | Min        | Max         | Min        | Max        | Unit |
| V <sub>T+</sub> max | Maximum Positive–Going<br>Input Threshold Voltage    | $\begin{array}{l} V_O = 0.1 \ V \ or \ V_{CC} - 0.1 \ V \\  I_{out}  \leq 20 \ \mu A \end{array}$                             | 4.5<br>5.5      |            | 1.9<br>2.1  |            | 1.9<br>2.1  |            | 1.9<br>2.1 | V    |
| $V_{T+}$ min        | Minimum Positive–Going<br>Input Threshold Voltage    | $\begin{array}{l} V_{O} = 0.1 \ V \ or \ V_{CC} - 0.1 \ V \\  I_{out}  \leq 20 \ \mu A \end{array} \end{array} \label{eq:VC}$ | 4.5<br>5.5      | 1.2<br>1.4 |   | 1.2<br>1.4 |             | 1.2<br>1.4 |            | V    |
| V <sub>T-</sub> max | Maximum Negative–Going<br>Input Threshold Voltage    | $\begin{array}{l} V_{O}=0.1 \ V \ or \ V_{CC}-0.1 \ V \\  I_{out}  \leq 20 \ \mu A \end{array} \end{array} \label{eq:VC}$     | 4.5<br>5.5      |            | 1.2<br>1.4  |            | 1.2<br>1.4  |            | 1.2<br>1.4 |      |
| $V_{T-}min$         | Minimum Negative–Going<br>Input Threshold Voltage    | $\begin{array}{l} V_{O}=0.1 \ V \ or \ V_{CC}-0.1 \ V \\  I_{out}  \leq 20 \ \mu A \end{array} \end{array} \label{eq:VC}$     | 4.5<br>5.5      | 0.5<br>0.6 |   | 0.5<br>0.6 |             | 0.5<br>0.6 |            |      |
| V <sub>H</sub> max  | Maximum Hysteresis<br>Voltage                        | $\begin{array}{l} V_{O}=0.1 \ V \ or \ V_{CC}-0.1 \ V \\  I_{out}  \leq 20 \ \mu A \end{array} \end{array} \label{eq:VC}$     | 4.5<br>5.5      |            | 1.4<br>1.5  |            | 1.4<br>1.5  |            | 1.4<br>1.5 |      |
| V <sub>H</sub> min  | Minimum Hysteresis<br>Voltage                        | $\begin{array}{l} V_{O}=0.1 \ V \ or \ V_{CC}-0.1 \ V \\  I_{out}  \leq 20 \ \mu A \end{array} \end{array} \label{eq:VC}$     | 4.5<br>5.5      | 0.4<br>0.4 |   | 0.4<br>0.4 |             | 0.4<br>0 4 |            |      |
| V <sub>OH</sub>     | Minimum High–Level<br>Output Voltage                 | $V_{I} < V_{T-}$ min<br>$ I_{out}  \le 20 \ \mu A$  | 4.5<br>5.5      | 4.4<br>5.4 |   | 4.4<br>5.4 |             | 4.4<br>5.4 |            | V    |
|                     |  | $V_l < V_T - min$<br>$ I_{out}  \le 4.0 mA$   | 4.5             | 3.98       |   | 3.84       |             | 3.7        |            |      |
| V <sub>OL</sub>     | Maximum Low–Level<br>Output Voltage                  | $ \begin{array}{l} V_l \geq V_{T+} \max \\  I_{out}  \leq 20 \ \mu A \end{array} $  | 4.5<br>5.5      |            | 0.1<br>0.1  |            | 0.1<br>0.1  |            | 0.1<br>0.1 | V    |
|                     |  | $V_l \ge V_{T+} max$<br>$ I_{out}  \le 4.0 mA$  | 4.5             |            | 0.26  |            | 0.33        |            | 0.4        |      |
| Ι <sub>ΙΚ</sub>     | Maximum Input<br>Leakage Current                     | $V_1 = V_{CC}$ or GND   | 5.5             |            | ±0.1  |            | ±1.0        |            | ±1.0       | μA   |
| I <sub>CC</sub>     | Maximum Quiescent<br>Supply Current<br>(per package) | $V_I = V_{CC}$ or GND<br>$I_{out} = 0 \ \mu A$  | 5.5             |            | 1.0   |            | 10          |            | 40         | μΑ   |
|                     |  |   |                 | 2          | ≥ - 55°C  |            | <b>25</b> ° | C to 12    | 5°C        |      |
| $\Delta I_{CC}$     | Additional Quiescent<br>Supply Current               | $V_1 = 2.4 V$ , Any One Input<br>$V_1 = V_{CC}$ or GND, Other Inputs<br>$I_{out} = 0 \mu A$                                   | 5.5             | 2.9 2.4    |   |            | mA          |            |            |      |

#### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### AC CHARACTERISTICS ( $C_L = 50 \text{ pF}$ ; Input $t_r = t_f = 6.0 \text{ ns}$ )

|  |   |   |                     | Guaranteed Limit |       |     |     |      |     |      |
|--|---|---|---------------------|------------------|-------|-----|-----|------|-----|------|
|  |   |   | -55°C to 25°C ≤85°C |                  | ≤85°C |     | ≤12 | 25°C |     |      |
| Symbol                                 | Parameter   | Test Conditions   | Figures             | Min              | Max   | Min | Max | Min  | Мах | Unit |
|  |   |   |                     |                  |       |     |     |      |     |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation<br>Delay, Input A to Output<br>Y (L to H) | $V_{CC} = 5.0 \text{ V} \pm 10\%$<br>$C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6.0 \text{ ns}$ | 1&2                 |                  | 32    |     | 40  |      | 48  | ns   |
| t <sub>TLH</sub> ,<br>t <sub>THL</sub> | Maximum Output<br>Transition Time, Any<br>Output              | $V_{CC} = 5.0 \text{ V} \pm 10\%$<br>$C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6.0 \text{ ns}$ | 1&2                 |                  | 15    |     | 19  |      | 22  | ns   |
|  | Typical @ 25°C, V <sub>CC</sub> = 5.0 V                       |   |                     |                  |       |     |     |      |     |      |

|                 |  | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |    | ł |
|-----------------|--|---|----|---|
| C <sub>PD</sub> | Power Dissipation Capacitance, per Inverter (Note 7)   | 32                                      | pF |   |
|                 | determine the net lead dynamic network constraints $\mathbf{D} = \mathbf{C} + \frac{2t}{2t}$ |   |    |   |

7. Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .





Figure 1. Switching Waveforms



\*Includes all probe and jig capacitance.

Figure 2. Test Circuit

#### **ORDERING INFORMATION**


| Device            | Package    | Shipping <sup>†</sup> |
|-------------------|------------|-----------------------|
| MC74HCT14ADG      | SOIC-14 NB | 55 Units / Rail       |
| NLV74HCT14ADG*    | (Pb-Free)  | 55 Units / Rail       |
| MC74HCT14ADR2G    | SOIC-14 NB | 2500 / Tana & Real    |
| NLV74HCT14ADR2G*  | (Pb-Free)  | 2500 / Tape & Reel    |
| MC74HCT14ADTR2G   | TSSOP-14   | 2500 / Tape & Reel    |
| NLV74HCT14ADTR2G* | (Pb-Free)  |                       |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

#### PACKAGE DIMENSIONS

TSSOP-14 CASE 948G **ISSUE B** 



NOTES:


 DIES:
DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.
DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EVECTOR of 16 (0000 DED DIES) EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE

EDMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
E TERMINAL NUMBERS ARE SHOWN FOR

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


|     | MILLIN | IETERS | INCHES |       |  |
|-----|--------|--------|--------|-------|--|
| DIM | MIN    | MAX    | MIN    | MAX   |  |
| Α   | 4.90   | 5.10   | 0.193  | 0.200 |  |
| В   | 4.30   | 4.50   | 0.169  | 0.177 |  |
| С   |        | 1.20   |        | 0.047 |  |
| D   | 0.05   | 0.15   | 0.002  | 0.006 |  |
| F   | 0.50   | 0.75   | 0.020  | 0.030 |  |
| G   | 0.65   | BSC    | 0.026  | BSC   |  |
| Н   | 0.50   | 0.60   | 0.020  | 0.024 |  |
| J   | 0.09   | 0.20   | 0.004  | 0.008 |  |
| J1  | 0.09   | 0.16   | 0.004  | 0.006 |  |
| K   | 0.19   | 0.30   | 0.007  | 0.012 |  |
| K1  | 0.19   | 0.25   | 0.007  | 0.010 |  |
| L   | 6.40   | BSC    | 0.252  | BSC   |  |
| М   | 0 °    | 8 °    | 0 °    | 8 °   |  |

**SOLDERING FOOTPRINT\*** 



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the an eregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product series and solution and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative